Electronics Design AU
KiCadSolved

PCB design rule check keeps failing — annular ring and acid trap errors I don't understand

3 min read2 replies
Original Question

Asked by stale_biscuit_03 ·

Doing my first real multi-component board (not a breadboard-to-perfboard thing, an actual two-layer PCB) and DRC is throwing a wall of red I don't fully understand. Two specific errors keep coming up no matter what I change:

  • "Annular ring below minimum" on a bunch of through-hole vias
  • "Acid trap" warnings on a few trace corners

I get that DRC is telling me something's wrong, but the actual fix isn't obvious from the error text alone. Increased my via size once already and it just moved which vias flagged instead of fixing it. What am I actually missing here?

From the knowledge baseWhat Are PCB Design Rules (DRC), and Why Do They Matter?

2 Replies

grumpy_otter7
Accepted Answer

Both of these are really common first-board errors, and neither is hard to fix once you know what's actually being measured.

Annular ring is the copper ring left around the drilled hole after drilling — basically pad diameter minus drill diameter, divided by two. If you bumped up the via size but the drill size went up by the same amount, the annular ring didn't actually change, which is probably why it just moved to different vias instead of clearing. Fix it by increasing pad diameter relative to drill size, not just scaling both together. Most EDA tools have a via "style" or preset you can edit directly instead of dragging pad and drill separately and hoping they land right.

Acid trap (also called an "acute angle" or "etch trap") is a sharp, narrow-angle trace corner — typically under 90°, often where two traces meet a pad at an awkward angle. During etching, the acid used to remove unwanted copper can pool in that narrow angle longer than the surrounding area and over-etch it, which can thin or break the trace. Fix is just geometric: round the corner, or redraw the junction so traces meet at 90°+ instead of an acute angle. Most tools have a "no acid traps" or similar DRC rule that'll highlight exactly where to fix it — worth turning that on permanently, not just running it once.

Once you've fixed both, re-run DRC against your actual fab house's minimum annular ring and trace/space numbers, not just the tool's defaults — see our breakdown of what PCB design rules and DRC actually check for why the fab house's real numbers matter more than generic defaults.

whateverlol88

Worth adding a verification step once the DRC errors clear, since "DRC passes" and "will actually fabricate cleanly" aren't quite the same thing:

  1. Confirm the annular ring you ended up with is still above your fab house's stated minimum, not just above the EDA tool's generic default — they're often different numbers.
  2. Check drill-to-copper clearance separately if your tool reports it — a fixed annular ring can still be marginal if the hole drifts slightly during drilling, which is a real-world tolerance DRC alone doesn't always model.
  3. Visually scan the board at high zoom for any acid-trap-shaped corners DRC didn't flag — some tools only check above a certain trace width threshold, so thin traces can hide a geometrically identical problem.

First board with real DRC errors is a good one to get wrong on the cheap end rather than a higher-volume run, so this is the right stage to be thorough about it.

Related Discussions