Solder Paste and PCB Stencil Design: What You Need to Know
Last updated 27 June 2026 · 8 min read
Direct Answer
A PCB solder paste stencil is a laser-cut or electroformed metal sheet with apertures positioned over the component pads. During SMT assembly, a squeegee pushes paste through the apertures onto the pads. The key design rule is the IPC-7525 area ratio: aperture area ÷ (stencil thickness × aperture perimeter) must be ≥ 0.66 for reliable paste release. Standard stencil thickness is 0.12–0.15 mm for mixed SMT assemblies; 0.1 mm or less for fine-pitch (≤0.4 mm) ICs. Common defects caused by stencil design errors include tombstoning (imbalanced paste volume on small passives), solder bridges (aperture too large for fine-pitch pads), and insufficient solder joints (area ratio too low).
Detailed Explanation
The solder paste stencil is the first manufacturing tool in the SMT assembly process — it controls exactly how much paste lands on each pad. Get the stencil design right and assembly runs cleanly; get it wrong and you're debugging tombstoned 0402 capacitors and bridged QFP pins after every reflow.
Unlike other assembly parameters (reflow profile, machine placement offsets) that can be adjusted by the assembly house, the stencil is a fixed physical tool that the designer largely determines through the paste layer in the PCB layout. Understanding the key rules saves one or more respin iterations.
What a Stencil Is
An SMT stencil is a thin flat sheet of metal — usually 430 stainless steel — with apertures laser-cut at each pad location. The aperture positions replicate the paste layer (F.Paste / B.Paste) from the PCB Gerber data.
During paste printing, the stencil is clamped flat against the PCB surface, and a steel squeegee blade is drawn across it at controlled pressure and speed. Paste fills the apertures and — when the stencil is lifted — transfers to the PCB pads. The quality of paste transfer depends on: aperture geometry, stencil thickness, stencil material surface roughness, and paste rheology (viscosity and particle size).
Stencil Fabrication Methods
Laser-cut stainless steel: Standard for most designs. The laser cuts through the stencil from one face, leaving walls that are slightly tapered (laser kerf angle). Good for pitches down to ~0.4 mm.
Electroformed (electropolished nickel): The stencil is grown from nickel around a mandrel, producing perfectly vertical walls with lower surface roughness than laser-cut. Releases paste more reliably at small apertures (useful below 0.3 mm pitch). More expensive and longer lead time than laser-cut.
Stencil Thickness
Stencil thickness is the single parameter with the most direct effect on paste volume. Thicker stencils deposit more paste; thinner stencils deposit less.
| Application | Typical stencil thickness |
|---|---|
| General SMT (0805, 0603, standard-pitch QFP, SOIC) | 0.15 mm |
| Mixed SMT with some fine-pitch (0402, 0.5 mm pitch QFP) | 0.12 mm |
| Fine-pitch dominant (0201, 0.4 mm pitch BGA/QFP) | 0.10 mm |
| Ultra-fine-pitch (01005, 0.3 mm pitch) | 0.075–0.08 mm |
When an assembly contains both large passives needing 0.15 mm paste volume and fine-pitch ICs needing 0.10 mm paste, a single-thickness stencil is a compromise. A step stencil resolves this (see FAQ).
The IPC-7525 Area Ratio Rule
The area ratio predicts whether paste will reliably release from an aperture:
Area ratio = Aperture area ÷ (Stencil thickness × Aperture perimeter)
For a rectangular aperture of dimensions L × W in a stencil of thickness T:
Area ratio = (L × W) / (2 × (L + W) × T)
IPC-7525 specifies a minimum area ratio of 0.66. Below this, the surface tension of paste on the stencil walls exceeds the gravitational and squeegee-pressure force trying to push paste out, leading to inconsistent release.
Worked example:
An 0402 passive has a pad of roughly 0.5 mm × 0.65 mm. In a 0.12 mm stencil:
Area ratio = (0.5 × 0.65) / (2 × (0.5 + 0.65) × 0.12)
= 0.325 / (2 × 1.15 × 0.12)
= 0.325 / 0.276
= 1.18 ✓ (well above 0.66)
For a 0201 passive with a pad of ~0.25 mm × 0.35 mm in the same stencil:
Area ratio = (0.25 × 0.35) / (2 × (0.25 + 0.35) × 0.12)
= 0.0875 / (2 × 0.6 × 0.12)
= 0.0875 / 0.144
= 0.61 ✗ (below 0.66 — move to 0.1 mm stencil or electroformed)
Paste Volume Calculation
Paste volume deposited per pad (approximately) = Aperture area × Stencil thickness.
At ~50% solder volume (roughly the metal-to-flux ratio in paste), the final solder joint volume is approximately half the paste volume. This relationship is approximate — paste density, reflow conditions, and surface tension all affect the final joint geometry — but it gives a useful sanity check when comparing paste volume to pad size and expected fillet height.
For a given pad, the paste volume should be sufficient to form a solid fillet after reflow without bridging adjacent pads. Guidelines:
- For 0402 and larger: full-pad apertures (100% of pad area) are standard
- For fine-pitch QFPs (0.5 mm pitch): 80–90% of pad area is common to prevent bridging
- For BGAs: aperture design is closely linked to ball pitch and ball diameter — follow the component manufacturer's stencil recommendations
Common Solder Paste Defects and Their Causes
Tombstoning (drawbridging):
A 0402, 0201, or chip capacitor stands on one end after reflow. Cause: one pad reaches liquidus before the other, creating an unbalanced surface tension force. Contributing factors:
- Unequal paste volumes on the two pads (stencil aperture misalignment or asymmetric pad design)
- Thermal gradient across the component (one pad over a copper pour, the other over FR4)
- Pad sizes that are not symmetric (layout error or padstack difference between footprint pads)
Solder bridging:
Adjacent pads are shorted by merged solder. Cause: too much paste for the pad pitch, or paste deposited outside the pad area.
- Aperture too large relative to fine-pitch pad spacing
- Paste slump (paste spreading after deposition, before reflow) — related to paste rheology and storage conditions
- Stencil aperture reduction for fine-pitch pads (80–90% of pad area) is the standard fix
Insufficient solder / open joint:
Solder joint too small or absent. Causes:
- Area ratio below 0.66 — paste doesn't release from aperture reliably
- Stencil not flat against PCB (gap caused by a tall component on the other side of the board, or board warp)
- Paste dried on the stencil (paste pot too long since last use, low humidity)
- Pad not solderable (oxidised copper, contaminated OSP surface — see PCB surface finishes)
Solder balls:
Tiny solder spheres scattered across the board after reflow. Causes:
- Paste deposited onto solder mask rather than onto the pad (stencil misalignment or over-large aperture)
- Flux outgassing too quickly during preheat zone (preheat ramp rate too fast) — see reflow profile design for preheat zone ramp rate guidelines
Paste Layer in the PCB Layout
Most EDA tools generate the stencil automatically from the pad copper layer, adding a slight reduction (soldermask expansion in reverse) to produce the paste layer. This auto-generated paste layer is the starting point — the assembly house's DFM review may modify aperture sizes for fine-pitch areas.
Check the paste layer (F.Paste / B.Paste in KiCad) before generating output files:
- Every SMT pad should have a paste aperture (no paste on through-hole pads or test points that will be touched by the squeegee)
- No paste aperture on exposed thermal pads (package thermal pads for QFN/DFN) without intentional reduction — thermal pad paste should be ~50–70% of the pad area to prevent the IC from floating on excessive paste during reflow
- No paste on gold edge connector pads
Design Considerations
- Thermal pad stencil design for QFN/DFN packages: A solid paste aperture covering the full exposed thermal pad produces a very large paste volume — enough to float the component during reflow, causing bridging on signal pads. Standard practice is to use a segmented aperture (a 3×3 or 4×4 grid of smaller apertures within the thermal pad, covering ~50–70% of the total pad area) to reduce paste volume and allow flux outgassing paths.
- Stencil life and cleaning: A laser-cut stainless steel stencil can print thousands of panels if cleaned regularly. Most assembly houses clean the stencil every 10–20 panels; dried paste in an aperture reduces effective aperture size and degrades paste release. For prototype runs where the stencil is stored between uses, store it clean and dry.
Common Mistakes
- Not checking the paste layer in the EDA tool before generating output files, then discovering that thermal pads or test points have full-size paste apertures.
- Using the default EDA-generated paste layer for fine-pitch components without verifying the area ratio — auto-generated apertures for 0.4 mm pitch QFPs often need manual reduction.
- Designing a pad with a paste aperture covering solder mask web (the tiny gap between fine-pitch pads) — this deposits paste on the mask, which produces solder balls after reflow.
- Specifying a 0.15 mm stencil for an assembly that includes 0.4 mm pitch ICs, then troubleshooting persistent bridging that could have been avoided with a 0.1 mm stencil.
Frequently Asked Questions
- What is the area ratio rule for stencil apertures?
- The IPC-7525 area ratio rule states that the ratio of the aperture opening area to the area of the aperture walls (stencil thickness × aperture perimeter) must be ≥ 0.66. Below this threshold, paste sticks to the stencil walls rather than releasing cleanly onto the pad, giving variable and insufficient paste deposits. Area ratio = (length × width) / (2 × (length + width) × stencil thickness) for a rectangular aperture. Example: a 0.5 mm × 0.5 mm aperture in a 0.12 mm stencil gives area ratio = (0.5 × 0.5) / (2 × (0.5 + 0.5) × 0.12) = 0.25 / 0.24 = 1.04 — well above 0.66. An 0.15 mm × 0.15 mm aperture in the same stencil gives 0.0225 / (2 × 0.3 × 0.12) = 0.0225 / 0.072 = 0.31 — below the limit, meaning paste release will be unreliable at that aperture size.
- What is a step stencil and when do you need one?
- A step stencil (also called a stepped stencil) has regions milled to different thicknesses in the same sheet — a thicker region for large components needing more paste volume, and a thinner region for fine-pitch ICs that need less. For example, the stencil might be 0.15 mm thick across most of the board but stepped down to 0.1 mm in the area around a 0.4 mm pitch BGA. Step stencils are more expensive than flat stencils but avoid the paste volume compromise that a single-thickness stencil requires on mixed-pitch assemblies.
- Should I reduce aperture sizes for fine-pitch components?
- Often yes. For fine-pitch pads (<0.5 mm pitch), the standard aperture (100% of pad size) may produce too much paste, leading to bridging after reflow. A common rule of thumb is to reduce the aperture to 80–90% of the pad area in both dimensions for pads smaller than ~0.4 × 0.8 mm, while keeping the area ratio above 0.66. Your assembly house or a DFM review from a contract manufacturer will usually provide a stencil aperture recommendation file to use alongside your paste layer Gerber.
References
Related Questions
How Does SMT PCB Assembly Work?
SMT PCB assembly moves through solder paste printing, pick-and-place, reflow soldering, and AOI — with what the assembly house needs from the designer.
How to Design a Reflow Profile for PCB Assembly
How to design a reflow profile for PCB assembly — preheat ramp rate, soak zone, peak temp, TAL, and cooling for lead-free SAC305 and leaded solder.
PCB Design for Manufacturability (DFM): What It Means
PCB design for manufacturability (DFM) matches a layout to a fab and assembly house's real process capability, preventing costly late-stage respins.
PCB Component Placement: Best Practices and Common Pitfalls
Good PCB component placement groups related parts, shortens critical paths, and separates noisy from sensitive circuitry. Here's how to do it well.
PCB Surface Finishes Explained: ENIG, HASL, OSP and More
Covers PCB surface finishes — HASL, ENIG, OSP, immersion silver and tin — with cost, shelf life, fine-pitch suitability, and RoHS compliance guidance.
How Is a PCB Assembly Tested and Inspected?
Covers AOI, ICT, flying probe, and functional test for PCB assembly — what each method detects, misses, and when to use for prototype vs production.