How Do You Calculate PCB Trace Width for Current Capacity?
Last updated 25 June 2026 · 3 min read
Direct Answer
PCB trace width for current capacity is calculated from the trace's cross-sectional area (width × copper thickness), the acceptable temperature rise, and whether the trace is on an internal or external layer — typically using IPC-2152 charts or calculator tools rather than the older IPC-2221 formula, which significantly overestimates safe current for many real stack-ups.
Detailed Explanation
A copper trace heats up as current flows through it, due to its resistance, and the question a trace-width calculation answers is: how wide does this trace need to be to carry a given current without exceeding an acceptable temperature rise? The relevant variables are the trace's cross-sectional area (width multiplied by copper thickness/weight), the ambient and acceptable maximum temperature, and whether the trace sits on an external layer (open to air, dissipating heat more easily) or an internal layer (surrounded by dielectric, dissipating heat far less efficiently).
IPC-2152 is the current standard reference for this calculation, superseding the older IPC-2221 charts that many designers still default to out of habit. IPC-2152's data was derived from more representative thermal testing of real board constructions and generally produces different — often more conservative for internal layers — results than IPC-2221, which is why current guidance recommends it specifically for anything where getting this right actually matters.
Practical Examples
A 1A signal trace on an external 1oz-copper layer can typically be quite narrow — well under a millimetre — with negligible temperature rise, which is why most low-current signal routing doesn't need a trace-width calculation at all.
A 5A power trace feeding a motor driver or charging circuit is a different story: at 1oz copper on an external layer, IPC-2152 data suggests a trace width in the range of several millimetres to keep temperature rise within a reasonable margin, and the same current on an internal layer would need to be wider still — exactly the kind of calculation worth running explicitly rather than guessing, since undersizing it leads to a trace that runs hot under sustained load and degrades over time.
Design Considerations
- Always specify layer type (internal/external) and copper weight before calculating — both materially change the required width for the same target current.
- Use IPC-2152 rather than IPC-2221 for any current-capacity decision that matters — the older standard's free-air test basis tends to understate the width needed on real, internal-layer constructions.
- Don't rely on trace width alone for high-current paths — consider a dedicated plane or copper pour instead of a routed trace once current gets high enough that trace width alone becomes impractically wide.
- Account for via current capacity too, not just trace width, wherever a high-current path changes layers — a via sized only for routing convenience can become the actual bottleneck. See types of PCB vias.
- High-current design review: For power-dense boards where trace and via sizing directly affects long-term reliability, professional PCB design includes a current-capacity and thermal review as part of the layout process.
Common Mistakes
- Defaulting to an old IPC-2221 chart or a rule-of-thumb width without checking it against the actual layer type and copper weight in the real stack-up.
- Sizing a power trace for routing convenience rather than calculated current capacity, then discovering excessive temperature rise during a thermal test.
- Forgetting that internal-layer traces need to be wider than external traces for the same current, and applying an external-layer width assumption throughout the board.
- Ignoring the current capacity of a via in a high-current path, leaving a narrow via as the actual thermal bottleneck on an otherwise correctly-sized trace.
Frequently Asked Questions
- Why shouldn't I just use the old IPC-2221 trace-width chart?
- IPC-2221's current-capacity charts were derived from a single-trace-in-free-air test setup that doesn't reflect how a real PCB dissipates heat — adjacent copper, planes, and the board's thermal mass all change the picture. IPC-2152 was developed from more comprehensive thermal testing and generally gives a more accurate (often more conservative) picture for real multi-layer boards, which is why it's the current recommended reference.
- Does trace width matter differently for internal layers versus external layers?
- Yes — internal traces are surrounded by dielectric on both sides and have no direct path to dissipate heat into open air the way an external trace does, so an internal trace needs to be noticeably wider than an external trace to carry the same current at the same temperature rise. Any trace-width calculation needs to specify which layer type it's for.
References
Related Questions
What Is PCB Routing, and How Do You Route a Board Well?
PCB routing draws the copper traces implementing a schematic's netlist, balancing trace width, spacing, layer use, and impedance requirements.
How Do You Design PCB Power and Ground Plane Layouts?
PCB power and ground planes distribute power and provide a low-impedance return path for every referenced signal. Here's how to design them well.
What Are PCB Design Rules (DRC), and Why Do They Matter?
PCB design rules define the manufacturability and electrical constraints a layout must meet. DRC is the automated check that verifies them before fabrication.
What Are the Different Types of PCB Vias, and When?
PCB vias connect copper across layers. Here's how through-hole, blind, buried, and microvias differ, and how to choose the right type for a layout.
How Should You Lay Out a Buck Converter PCB?
PCB layout is as critical as component selection for buck converters. Learn the switching loop, SW node size, input cap placement, and thermal rules.
Signal Integrity in PCB Design: Reflections, Crosstalk, and Termination
Transmission line effects, reflections, crosstalk, and termination strategies for PCB designers. Learn when signal integrity matters and how to address it.
Related Forum Discussions
TPS63020 output drooping 200 mV and ringing as battery drains through 3.3 V — mode transition issue?
Building a battery-powered sensor logger — single Li-ion cell (3.7V nominal, 2.8–4.2V range during use). Using a TPS63020 to regulate down t
Is a double-sided PCB enough for a simple ESP32 sensor board, or should I go multi-layer?
Building a little battery-powered sensor board around an ESP32 module (the kind with the PCB antenna already built into the module, not desi
Decoupling caps placed right next to the IC but still seeing power rail noise
Fast digital board, MCU running a few hundred MHz core clock plus a couple of high-speed peripherals. Put 100 nF caps right next to every po
Best 4-layer stack-up for a board with both analog and digital circuitry?
Spinning up a board with an STM32 doing the digital side and a precision analog front end (instrumentation amp into an ADC) reading a low-le